We present a vertical nanowire InAs/GaAsSb/GaSb TFET with a highly scaled InAs diameter (20 nm). The device exhibits a minimum subthreshold swing of 48 mV/dec. for V DS = 0.1 -0.5 V and achieves an I on = 10.6 µA/µm for I off = 1 nA/µm at V DS = 0.3 V. The lowest subthreshold swing achieved is 44 mV/dec. at V DS = 0.05 V. Furthermore, a benchmarking is performed against state-of-the -art TFETs and MOSFETs demonstrating a record high I 60 and performance benefits for V DS between 0.1 and 0.3 V.
I. INTRODUCTION
MOSFET scaling has for several decades been the main path to increase the performance of Si CMOS technology. As a result, the transistor density in the circuits has steadily increased. Since the subthreshold swing (S) for a thermionic device does not scale below 60 mV/dec., this has resulted in increased power density, which has become the main limitation. To achieve voltage scaling without off-current increase, there is a need for devices with a subthreshold swing lower than 60 mV/dec.. These are so called steep slope devices, of which the Tunneling Field-Effect Transistor (TFET) is the most promising candidate [1] [2] . The TFET operation rely on tunneling-based energy filtering that prevents electrons with high thermal energy to enter the channel thereby enabling sub-60 mV/dec. subthreshold swing. So far, few reports exist of TFETs with S below 60 mV/dec. usually with current levels far below any useful operation range [3] [4] [5] [6] [7] [8] . We here present a vertical nanowire InAs/GaAsSb/GaSb heterojunction TFET integrated on a Si substrate with Smin = 48 mV/dec. with I 60 = 0.31 µA/µm at V DS = 0.3 V and I DS = 10.6 µA/µm for I off = 1 nA/um at V DS = 0.3 V.
II. DEVICE FABRICATIONS
To define the nanowire position and diameters, arrays of Au discs with a thickness of 15 nm and diameters of 40 nm were patterned by EBL on substrates with 260 nm highly doped InAs on high resistivity Si(111) [9] [10] . The number of discs in the arrays was varied from 1 to 8 and the spacing between the discs was 1.5 um. InAs/GaAsSb/GaSb nanowires were grown using metalorganic vapor phase epitaxy (MOVPE). 200-nmlong InAs segments were grown at 460°C using trimethylindium (TMIn) and arsine (AsH3) with a molar fraction of X TMIn = 6.1·10 -6 and X AsH3 = 1.3·10 -4 , respectively. The bottom part of the InAs segments was n-doped by triethyltin (TESn) (X TESn = 6.3·10 -6 ). 100 nm GaAsSb segments were subsequently grown using trimethylgallium (TMGa) (X TMGa = 4.9·10 -5 ), trimethylantimony (TMSb) (X TMSb = 1.2·10 -4 ) and AsH 3 (X AsH3 = 2.7·10 -5 ) corresponding to a gas phase composition of AsH 3 /(AsH 3 +TMSb) = 0.18. This was followed by a 300-nm-long GaSb segment grown at 515°C using (TMGa) (X TMGa = 4.9·10 -5 ), and trimethylantimony (TMSb) (X TMSb = 7.1·10 -5 ). The GaAsSb and the GaSb segments were both p-doped using diethylzinc (DEZn) (X DEZn = 3.5·10 -5 ) (Fig. 1) . The diameter of the InAs segment was reduced from 40 nm to 20 nm using repeated ozone oxidation and citric acid digital etching cycles without any noticeable etching of the GaSb. The diameter of the GaAsSb segment was simultaneously reduced from 35 to 22 nm. Following the etching, a high-k layer of 1 nm Al 2 O 3 and 4 nm HfO 2 was applied using atomic layer deposition (ALD) at temperatures of 300 ºC and 120 ºC, respectively. A 15-nm-thick SiO x layer was evaporated to form the gate-drain spacer, followed by etching in highly diluted HF to remove residues on the sides of the nanowires. Another 1.2 nm of HfO 2 was deposited to compensate for the etching. The estimated EOT of the final high-k layer was 1.4 nm. The gate electrode was fabricated using a 60-nm-thick tungsten (W) film deposited conformally with sputtering. A physical gate-length of L g = 260 nm was defined by back etching an organic resist followed by reactive ion etching (RIE) of the W in the exposed sections of the nanowire using SF 6 /Ar. Subsequently, UV-lithography and RIE was used to define the gate-pads. The gate-source spacer was formed using a spin coated organic layer followed by back etch with O 2 -plasma. A Ni/Au top-metal was sputtered and pads defined using UV-lithography and wet-etching. A schematic illustration of a finished device is shown in Fig. 2 where the effective gate-length (L eff ), is determined by the unintentionally-doped channel formed by the upper part of the InAs segment (~ 100 nm). Figure 3 illustrates the process flow and a SEM image of a single nanowire TFET is showed in figure 4.
III. RESULTS AND DISCUSSION
Transistors were characterized in a common source configuration using the top contact, i.e. the GaSb segment, grounded. All data presented is measured for a device with one single nanowire. All currents are normalized to the circumference of the 20 nm diameter InAs segment. The gatecurrent of the device is 2 orders of magnitude lower than the lowest I DS measured. The output characteristics (Fig. 5 ) exhibits a clear NDR in the reverse bias direction with a peak-to-valley current ratio of 14.8 at room temperature, which confirms the presence of a high-quality tunneling junction within the transistor. Excellent current saturation is observed and the transistor reaches a maximum I DS of 92 µA/µm at V DS = V GS = 0.5 V. The device has good electrostatics as verified by a low DIBL of 25 mV/V (Fig. 6 ). As shown in Fig. 7 , the device achieves a S min below 60 mV/dec. for current levels between 1 and 100 nA/µm at V DS = 0.1 -0.5 V, with the lowest S min of 48 mV/dec. for the drive voltages used. The lowest S min achieved by this device is 44 mV/dec. although at V DS = 0.05 V. A maximum transconductance (g m ) of 205 µS/µm is measured at V DS = 0.5 V (Fig. 8) . To confirm the sub-60 mV/dec. operation, we measured in both bias directions and at various sweeping ranges. A small hysteresis of 5.4 mV at I 60 is extracted both for a large and small V GS sweep range (Fig. 9) . The S min is well below 60 mV/dec. regardless of gate voltage sweep direction or magnitude, indicating that trapping/detrapping in, e.g., the gate oxide is not responsible for the subthermal S observed (insert Fig. 9 ). The transfer characteristics is also measured over a temperature range between 223 and 323 K, which is displayed in Fig. 10 . The minimum S exhibits a weak temperature dependence and is increased from 38 to 54 mV/dec. as the temperature is increased from 223 to 323 K. This change is smaller than the one expected from thermionic emission, which further confirms that direct band-to-band tunneling is the dominant transport mechanism in these devices (Fig. 11) . In addition, the current corresponding to the minimum S (I min ) is increased (Fig. 12) . The I DS range in which the subthreshold swing is below 60 mV/dec. decreases with increasing temperature, mainly due to the increasing I min that could be attributed to increased trap-assisted tunneling at the lower bias range. The current at S = 60 mV/dec. (I 60 ) is 0.056 µA/µm and 0.31 µA/µm at V DS = 0.1 and 0.3 V, respectively. The I 60 is reduced with the temperatures but it has a weaker temperature dependence than I min , (Fig. 12, Fig. 13 ). From the variable temperature measurements, we extract an activation energy as shown in Fig. 14 . For large negative biases, a comparably large barrier Φ ~ 0.6 eV is determined demonstrating that alternative mechanisms with a higher activation mechanism start to dominate the transport at the very lowest current levels. The transconductance show a small decrease with increasing temperature, as expected for a tunneling device (Fig. 15) . For low-power analogue TFET applications, the voltage gain and transconductance efficiency are of importance. Figure 16 for an ideal MOSFET. Benchmarking against state-of-art Si and III-V TFETs [4, 6, 8, 11, 12] , demonstrates that our device operates below 60 mV/dec. at higher current levels. The current at S min is one order of magnitude higher than the other devices with sub-60 mV/dec. operation (Fig. 18) . As shown in figure 19 , the I 60 for this device is higher than previously reported results, which is important for RF applications using the steep slope.
The device is also benchmarked against Si, III-V planar and nanowire MOSFET [13] [14] [15] [16] , showing superior performance at low voltages (Fig. 20) .
IV. CONCLUSIONS
We have demonstrated a vertical InAs/GaAsSb/GaSb TFET with a S min of 48 mV/dec. for V DS of 0.1 -0.5 V. The device shows good electrostatic with low DIBL (25 mV/V). For an I off = 1 nA/µm an I on = 10.6 µA/µm is obtained at V DS = 0.3 V. The device achieves an intrinsic gain of 2400 and a transconductance efficiency of 50 V -1
. Our novel heterostructure design enabled by the reduced constraint for lattice matching in the bottom up nanowire growth in combination with aggressively scaled dimensions and a gateall-around geometry demonstrate that III-V TFETs are viable alternative both for low-power logic and analog applications. 
